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Abstract— The power efficiency of source-coupled logic (SCL)
topology for implementing ultra-low-power and low-activity-
rate circuits is investigated. It is shown that in low-activity-
rate circuits, where the subthreshold leakage consumption of
conventional CMOS circuits is more pronounced, subthreshold
SCL (STSCL) can be used effectively for reducing the power
consumption. An STSCL-based static random-access memory
(SRAM) array has been implemented to demonstrate the per-
formance of this topology for ultra-low-power consumption and
low-activity-rate digital circuits. A novel 9T memory cell has been
developed to reduce the stand-by (leakage) current to 10pA/cell
while the SRAM array is operating at 2.1MHz clock frequency.
The power consumption benefits of the proposed circuit style can
be maintained in nanometer CMOS technology nodes.
I. INTRODUCTION
Source-coupled logic (SCL) circuits have been widely used
in very high speed applications [1], [2]. Recently, subthreshold
SCL (STSCL) circuits for ultra-low-power applications have
been introduced [3]. Precise control on the tail bias current
of each SCL gate provides this opportunity to reduce the
current consumption of each gate to few pico-Amperes [4].
This property is especially interesting for ultra-low-power
circuits where the power consumption of conventional static
CMOS circuits is limited by the subthreshold leakage current
[5]. Low-activity-rate digital systems provide an example
(although not the only one) where leakage power consumption
is constituting the dominant part of the total system power
dissipation. In this type of applications, as will be shown later,
STSCL topology can be employed to reduce the circuit power
consumption.
To study the performance of STSCL topology and demon-
strate the power efficiency of digital systems constructed based
on this topology for low-activity-rate applications, this article
presents a very low leakage static random access memory
(SRAM) structure. The proposed SRAM cell is capable of
robust operation with a bias current of 10pA at a supply
voltage of VDD=500mV and measured static noise margin of
>50mV, while operating at 2.1MHz.
II. POWER EFFICIENCY OF STSCL TOPOLOGY
It is shown that SCL gates operating with small logic depth
and high activity rate exhibit comparable or better power-delay
product (PDP) with respect to the CMOS gates, mainly due
to their lower output voltage swing [2], [6]. In this article, we
analyze the performance of STSCL topology for the cases that
the activity rate of circuit is very low.
The total power consumption of a system constructed of N





where ISS(i) is representing the bias current of i’th gate. Based
on this, the power dissipation of a STSCL-based circuit is
constant and independent of the activity rate. Hence, this type
of circuits are more power efficient when the circuit activity
rate is maximized [4]. The bias current of each individual
cell can be determined separately to optimize the power-delay
tradeoff as: ISS(i) = ln 2 · VSWCL(i)/td(i), where VSW is the
voltage swing at the output of STSCL circuits, CL(i) is the
capacitive load at the output of the gate, and td(i) indicates
the delay budget for the proposed gate [2]. Here, the delay of
each gate is: td(i) ≈ ln 2×τi = ln 2 ·RL(i)CL(i), where, RL(i)
is the load resistance of the proposed gate [4].
For reduced activity rates, the power-delay product (PDP)
or energy-delay product (EDP) advantage of SCL diminishes,
since the static current consumption of the tail source tends to
dominate the overall energy balance [6]. Finally, the relation-
ship between the power consumption and operating frequency
(fop) in a STSCL-based digital system is




where td(i) ≈ 1/(NL(i)fop) in which NL(i) stands for the
logic depth of the block that the proposed gate is in it. The
lower limit for STSCL-based circuit power consumption is the
stand-by current of the STSCL gates that can be as low as a
few pico-Amperes [4].
On the other hand, conventional CMOS topology shows
a very good power efficiency for a very wide range of
applications and activity rates. This is mainly due to its
negligible static power consumption, as long as leakage is not
dominant. For nanometer-scale CMOS technologies where the
off-state (subthreshold) leakage of each transistor can reach
nA-levels, however, the STSCL topology with its controllable
tail bias current can offer reduced power consumption well
below the subthreshold leakage of CMOS, while maintaining
a significant speed advantage over CMOS topologies.
Fig. 1. Simulated power consumption of a chain of gates in 65nm CMOS
technology based on static CMOS gates using high VTH transistors (dashed
line, VDD,CMOS=0.3V) and STSCL topologies (solid line). Variation of the
power consumption due to the process corners and temperature variation is
shown.
Including leakage current, the total power consumption of
a digital CMOS system can be approximated by [7]
Pdiss,CMOS ≈ VDD
√
I2leak + γ · α. (3)
Here, Ileak is the total leakage current consumption of the
system, α is the activity rate of the system, and γ is a
proportionality factor representing the relationship between
activity rate and dynamic current consumption of the system.
Based on (3), as the activity rate grows, the power dissipation
increases proportional to
√
α in a constant VDD. However,
by reducing the activity rate, the power consumption will
be dominated by the leakage current: Pdiss,CMOS |α→0 ≈
VDDIleak.
Comparing (2) and (3) gives the frequency range (or ac-
tivity rate) in which STSCL topology exhibits better power
efficiency. Figure 1 shows the power dissipation of a chain of
identical gates based on static CMOS and STSCL topologies
in 65nm CMOS technology, both loaded with the same output
capacitance. It can be seen that the overall dissipation of the
CMOS chain at very low operating frequencies is limited
by the leakage current which can be reduced by lowering
the supply voltage, yet a dramatic reduction is not possible
because the operational robustness diminishes as the current-
drive capability of CMOS gates drops exponentially with
the supply voltage [8], [9]. Meanwhile, the STSCL topology
with a constant tail bias current exhibits comparable operation
speed at lower power dissipation, and much less dependence
to process and supply voltage variations [7]. Note that the bias
current of the STSCL topology can be accurately controlled
using high-VTH devices without influencing the speed in weak
inversion regime.
III. SRAM CELL DEMONSTRATOR CIRCUIT
Memory circuits can be used to demonstrate the power
efficiency of STSCL in low-activity-rate systems. For this
purpose, we are presenting an ultra-low-power SRAM array
which exhibits very low stand-by dissipation in idle state, and
Fig. 2. (a) Completed memory cell. (b) Simulated butterfly curve of a cell
in CMOS 65nm (showing different corner cases).
allows robust read and write operations at frequencies that
are significantly higher than those achievable in CMOS-based
topologies.
The core of the proposed memory cell is based on a cross-
coupled STSCL inverter to construct the positive feedback
needed to store the data. Circuit schematic of the core of the
proposed memory cell is shown in Fig. 2(a). Here, M1 and
M2 construct the NMOS switching network, M3 and M4 are
the load devices, and the tail bias current is controlled by M5
[3]. A replica bias circuit generates proper bias voltage for
PMOS and NMOS devices (VBN and VBP ) to control the
bias current and output voltage swing. Replica bias circuit
also compensates for the effects of process variations. To
construct the load resistances, M3 and M4 transistors with
their bulk shorted to their drain terminals have been used.
Using minimum size devices, this structure shows a very high
resistivity in a wide voltage swing [3]. Transistors M6 and M7
in this figure are the access transistors.
The write operation is performed by pre-charging BL and
BLB nodes to the desired voltage levels, and then turning
on the access transistors M6-M7 in order to charge/discharge
the output nodes QP and QN of the memory core. After
turning off the access transistors, the positive feedback in
the cell will preserve the new state. Since QP and QN have
been already charged to the intended values, no extra settling
time is required to accomplish the write operation of the cell.
Therefore, the write operation is very fast.
To enable a fast read operation, as illustrated in Fig. 2(a),
an open-drain differential pair is formed by M8-M9, driven by
the tail bias transistor M10 which is external to the cell and
shared by the cells on a word-line. During the read cycle, M10
is turned on and conducts the current IREAD, which is steered
to one of the output branches of BL/BLB depending on the
stored data on the core. This output current is detected by a
current-mode sense amplifier (SA) and converted to voltage.
Therefore, the speed of the read operation is completely
independent of the core tail bias current (ICORE) and depends
only on IREAD as well as the parasitic capacitances at the
nodes BL/BLB.
Isolating the speed of RD/WR operation from the ”hold”
power consumption in the proposed 9T memory cell permits
the reduction of the core bias current down to leakage-current
levels. The main limitation for further reducing the tail bias
current below 10pA is the turn-on current of the forward-
biased source-bulk diode of the PMOS load devices. The
forward voltage across this diode is equal to the voltage swing
at the output of the core, which can be as low as VSW
= 4nUT ≈140mV in room temperature (UT is the thermal
voltage) [4]. In this work, the tail bias current has been chosen
to be twice of the junction leakage current.
In contrast to conventional CMOS SRAM cells where the
speed of operation depends on threshold voltages, high-VTH
devices can be used throughout this cell to limit leakage
without impacting speed. Since the tail bias current is very
low, the NMOS differential pair devices are deeply in weak
inversion, and hence: VGS ≈ VT0 + nUT ln (ICORE/I0)
where VT0 is the threshold voltage of the device, and I0 =
2n(W/Leff )U2T . To have a complete current switching in
differential pair transistors, it is necessary that gate-source
voltage of the turned on transistor remains larger than VSW or
VGS > VSW . Therefore, using a device with higher threshold
voltage can help to satisfy this constraint. Assuming VGS ≥
VSW , the minimum theoretical achievable supply voltage is:
VDD,min ≥ VSW +VCS , where VCS is the headroom required
to keep the tail bias transistor (M5) in saturation region. For
very low bias currents, M5 is in subthreshold region, hence
VCS > 4UT . Therefore, the minimum supply voltage is about
10UT . Measurements show that the circuit supply voltage
(including replica bias circuit and the amplifier used in replica
bias) can be reduced to 350mV for very low bias currents [4].
Figure 2(b) illustrates the Butterfly curves of the proposed
memory cell in different process corners and temperatures.
Here, the voltage swing is chosen to be 200mV at the output
of the SCL memory cell and supply voltage is 500mV.
Simulations show that the supply voltage can be reduced to
350mV without degrading the static noise margin (SNM) of
the cell.
Having a good matching between memory cells and replica
bias circuit is necessary to guarantee a high enough SNM
value. For this purpose, the size of tail bias transistor (M5)
and the PMOS load devices (M4 and M5) need to be large
Fig. 3. Measured (a) butterfly curves, and (b) statistical distribution of the
SNM (single ended), for the proposed SRAM cell.
enough. As SNM improves by increasing VSW at the output of
memory cell, having a high VSW can be useful for improving
SNM and hence reducing the size of devices in memory cell.
IV. EXPERIMENTAL RESULTS
A 1kb SRAM array has been designed and fabricated using
0.18µm CMOS technology, as a test vehicle to demonstrate
the key principles discussed above.
Figure 3(a) shows the measured butterfly curves for the
proposed SRAM circuit. The average single ended SNM
of the memory cell [Fig. 3(b)] is measured as 53mV for
ICORE=10pA, and VSW=200mV. To investigate the influence
of VSW on SNM, measurements have been repeated for differ-
ent output voltage swing values. Figure 4 (top) shows that the
SNM initially improves with increasing VSW , and eventually
saturates at VSW=250mV, mainly due to the saturation of the
amplifier used in replica bias circuits. The dependence of SNM
on the tail bias current is shown in Fig. 4 (bottom), with
average, minimum and maximum values for SNM plotted for
different ICORE levels. It can be seen that the SNM has only
minor dependence on ICORE , it remains very stable down to
very low levels of bias current, and that the variation on SNM
is reduced by increasing ICORE .
In the proposed memory, the main speed limiting factor
is the read operation. To increase the speed of operation,
it is necessary to increase IREAD, which can be achieved
by increasing the voltage swing at the gate of M10 in Fig.
2(a). Figure 5(a) shows the variation of the normalized power
dissipation of the memory versus operating frequency. With
a static current consumption of 10pA/cell, this SRAM core
exhibits about three times smaller idle power dissipation
compared to [10] while the RD/WR speed can be as high
as 2.1MHz (compared to 25kHz for VDD=350mV in 65nm
CMOS technology [10]).
The fabricated 1kb SRAM array is shown in Fig. 5(b).
The active area of the memory (including biasing and sense
amplifiers) is 670µm × 390µm. Measurements confirm that
the total current consumption of the array is between 9.5 to
Fig. 4. Measured variation of the SNM versus VSW (for ICORE = 10pA),
and variations of SNM versus tail bias current (ICORE ) for VSW = 200mV.
13nA for different dies (corresponding to 9 to 12.5pA per
SRAM cell) at VDD(SCL)=500mV. At 10pA core bias current
and 1.5MHz read/write clock frequency, fewer than 0.01%
RD/WR errors were observed. The maximum clock frequency
was found between 1.7 to 2.1 MHz for different dies.
V. OBSERVATIONS AND DISCUSSION
Area and power efficiency of digital CMOS circuits have
made them very successful compared to many other types of
topologies. The tight tradeoff between the power consumption,
speed of operation, supply voltage, and device threshold
voltage, however, has made the design of power efficient
digital systems in modern nano-scale CMOS technologies very
challenging. Some very interesting observations can be made
based on the results of this work.
Observation 1: The measurements in this work and also
the results in [4] show that the power consumption of each
STSCL cell can be reduced to few pico-Watts. Compared to
the subthreshold leakage current of CMOS circuits that can
be as high as few nano-Amperes per cell, such a low leakage
value can be critically important.
Observation 2: It is important to notice that in STSCL cir-
cuits, the speed of operation depends on tail bias current of the
cells and is independent of the threshold voltage of the MOS
devices and also supply voltage as discussed in Section II. In
addition, as shown in Section III the minimum supply voltage
when the devices are operating deeply in week inversion does
not depend on threshold voltage of MOS devices. Therefore,
the tight tradeoff that existed in CMOS topology among supply
voltage, threshold voltage, power consumption, and speed of
operation, is more relaxed in STSCL.
Observation 3: STSCL topology can exhibit comparable
or even better power-delay performance compared to CMOS
topology even in low activity rate circuits. This is contrary to
the traditional observations that SCL circuits only have been
Fig. 5. (a) Variation of the idle power consumption (per cell) versus operating
frequency, comparing this work with the SRAM cell presented in [10]. (b)
The chip photomicrograph of the ultra low stand-by (leakage) current SRAM
array (1kb block) fabricated with conventional 0.18µm CMOS technology.
used to implement high activity systems [6]. The main reason
is that the static power consumption of the CMOS circuits
implemented in modern nano scale technologies can no longer
be ignored in very low power circuits.
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